1. Introduction {#sec1}
===============

Transparent amorphous conducting oxide thin films have been considered for various application areas such as switching element in backplane of flat panel displays. Among the Transparent Conducting Oxides (TCOs) Amorphous-Indium Gallium Zinc Oxides (α-IGZO), as active channel layer of TFT, have become more popular in comparison to the conventional amorphous oxide materials. The TFT device behavior mainly depends on channel layer particularly within *1 nm*--*2 nm* of the interface layer irrespective of the substrate used \[[@bib1], [@bib2]\] and the electron mobility, electron concentration, density of state, and interfacial charge directly influence the field-effect mobility, I~ON~/I~OFF~ ratio, sub-threshold swing, and turn-ON voltage of the device. The α-IGZO has wider energy band-gap which offers good transparency in the visible spectrum, peculiar chemical bonding instigates high field mobility, and display improved electrical characteristics such as high I~ON~/I~OFF~ ratio, enhanced lifetime, better transmittance, and optimum large-area uniform integration \[[@bib3], [@bib4]\]. However, Indium (*In*) and Gallium (*Ga*) contents in the active layer decide the electrical properties in the α-IGZO based TFTs. The increase of *In* contents enhances the mobility but result in increased OFF-current undesirably, which deteriorates the sub-threshold swing. In contrary, the increase of *Ga* content decreases OFF-current, provides improved sub-threshold swing, but diminishes the mobility parameters [@bib5]. The single-active layer has inherent limitations, therefore, it possesses low film density and hence multi-stack layer channel structure of TFTs have been proposed to overcome the limitations. The first bilayer/double-active layer structure introduced by Kim et al. [@bib6] was intended to resolve all those issues. Fundamentally, in bilayer/double-active layer TFTs, high-mobility semiconductor is complemented with low carrier concentration of Amorphous Oxide Semiconductors (AOS). It is useful for achieving higher mobility and stability as compared to the single-active layer channel structure, because both the front and back-channels inhabits high charge trap density and carrier concentrations \[[@bib7], [@bib8]\]. Subsequently, several other double-active layer combinations e.g. ITO--IGZO, IZO--IGZO, IZO--ZTO, and IZO--AIZTO etc. exists. However, ITO--IGZO combination attained more focus due to very small interface trap density (*d*~it~), existence of smoother surface in both layers, and the homo-junction formation by ITO and α-IGZO [@bib9]. Moreover, based on the solid-state energy scale oxygen anion-derived valence band makes almost equal ionization potential and same band-gap for both the ITO and α-IGZO thin films [@bib10]. The typical thickness for high mobility layer ranging between *3 nm* and *6 nm* have been researched for a *30 nm* thick low carrier concentration layer for the optimum results \[[@bib7], [@bib11], [@bib12]\]. In previous researches, single gate α-IGZO based TFTs with double layer active channel have reported for improved electrical characteristics \[[@bib8], [@bib9], [@bib13]\]. But α-IGZO TFT in Double-Gate (DG) structure has more prospects in circuit design due to the control of threshold voltage using bias at Top Gate (TG). In DG TFTs, the primary and secondary gate are Bottom Gate (BG) and Top Gate (TG), respectively that are biased individually at increasing BG terminal from negative to positive voltage. It has been reported in the past that utilizing two gates in device makes stronger electrostatic control over the channel and drain field do not affect or disrupt the channel. In addition, double-gate structure reduces OFF-state current due to the second gate, and hence increases the overall current ratio I~ON~/I~OFF~ with enhanced electrical characteristics [@bib14]. The top contact bottom gate structures are usually designed with an overlap between gate and S-D conductors [@bib15], which originates kick-back potential, high noise, and delayed response of TFT display array \[[@bib16], [@bib17], [@bib18]\] due to existence of overlap capacitance in the device. However, overlap capacitance can be eliminated by creating offset in active matrix displays with trivial kickback voltage \[[@bib19], [@bib20], [@bib21]\], but at the cost of dropping down of drain current.

In this present work, authors have proposed a novel Double-Gate Tri Active Layer channel (DG-TAL) Thin Film Transistor and analyzed its output and transfer characteristics at different overlap and offset length between gate and S-D contacts. The electrical parameters of the device have been reported and its application in AMOLED pixel circuit are realized. This work has been organized as follows: Section [2](#sec2){ref-type="sec"} describes the device design specification and simulation parameters. Section [3](#sec3){ref-type="sec"} discusses the results of the designed device and present the circuit application. Finally, Section [4](#sec4){ref-type="sec"} concludes the work and recommends the future aspects.

2. Design {#sec2}
=========

The schematic of the proposed top contact, bottom-gate thin film transistor structure is shown in [Fig. 1](#fig1){ref-type="fig"}. The bottom gate insulator SiO~2~ of thickness *130 nm* is deposited above a heavily doped p-type Silicon substrate. A *30 nm* thick active layer consisting of α-IGZO and Tin doped Indium Oxide (ITO) has been deposited as the channel of TFT, keeping *25 μm* of channel length. The *30 nm* thick active channel layer is formed of sublayer of *23 nm* α-IGZO, *4 nm* by an ITO layer-1 (ITO1), and *3 nm* of ITO layer-2 (ITO2). Predominantly, the sublayer ITO2 differ from ITO1 by means of lower carrier concentration of *3.63 × 10*^*14*^ *cm*^*−3*^. The layer thickness and doping concentration provide greater control on the device characteristics. The third sublayer of the active channel with lower concentration provide higher charge trap density, and increases the mobility of channel structure. For creating double-gate structure another layer of *130 nm* thick SiO~2~ has been deposited for top gate insulator. At the same time, Molybdenum (*Mo*) metallic contacts are selected for top and bottom gate biasing.Fig. 1Schematic of the proposed device structure.Fig. 1

The material physical parameters used in this simulation model are given in [Table 1](#tbl1){ref-type="table"}. The Density of States (DOS) profile is then outlined and adjusted till the simulation convergence. The probe is positioned near the dielectric-channel interface aligned to the width. [Fig. 2](#fig2){ref-type="fig"} depicts the DOS model and simulation parameters for IGZO and ITO used in this work adapted from \[[@bib24], [@bib25], [@bib26]\] are shown in [Table 2](#tbl2){ref-type="table"}.Table 1Key physical parameters.Table 1ParametersIGZOITOBandgap (*E*~*g*~)3.2 *eV*\_Density of state electron effective mass (*m*~*e*~) \[[@bib22], [@bib23]\]0.340.30Electron band mobility (μ~p~)15 *cm*^*2*^*/V.s35 cm*^*2*^*/V.s*Hole band mobility (μ~p~)0.1 *cm*^*2*^*/V.s*\_Electron afﬁnity (χ)4.*16 eV*4.*16 eV*Carrier concentration (N)\_3.63 × 10^14^*cm*^*−3*^\
3.63 × 10^18^*cm*^*−3*^Fig. 2Density of state (DOS) model for α-IGZO.Fig. 2Table 2DOS simulation parameters.Table 2ParametersIGZOITOPeak density, donor band-tail states (*n*~*td*~, *cm*^*−3*^*/eV*)1.55×10^20^1.55×10^20^Peak density, acceptor band-tail states (*n*~*ta*~, *cm*^*−3*^*/eV*)1.21×10^20^2.20×10^20^Urbach energy (donor band-tail) (*w*~*td*~, *meV*)110110Urbach energy (acceptor band-tail) (*w*~*ta*~, *meV*)3018Peak energy (Gaussian donor) (*E*~*gd*~, *eV*)2.95_Peak energy (Gaussian acceptor) (*E*~*ga*~, *eV*)1.2_Peak density (Gaussian donor) (*n*~*gd*~, *cm*^*−3*^*/eV*)1.6×10^16^\_Peak density (Gaussian acceptor) (*n*~*ga*~, *cm*^*−3*^*/eV*)3.2×10^17^\_Decay energy (Gaussian donor) (w~gd~, *eV*)0.1_Decay energy (Gaussian acceptor) (w~ga~, *eV*)0.1_Interface-trap density (*d*~it~, *cm*^*−3*^*/eV*)6.0×10^11^6.0×10^10^

3. Results & discussion {#sec3}
=======================

Double-Gate Tri-Active Layer (DG TAL) channel TFT have been simulated to analyze the overlap and offset length effect on drain current of the device. As the result of simulation contour plot of field distribution in channel region has been obtained. [Fig. 3](#fig3){ref-type="fig"} shows field distribution at *V*~*G(top\ gate)*~ = *0 V* and *V*~*G(bottom\ gate)*~ = *20 V* with overlap length of *2 μm* and offset of *1.5 μm* and *2.5 μm*, respectively. It is apparent from [Fig. 3](#fig3){ref-type="fig"} that at overlap of gate and Source/Drain (S/D) electrodes, the entire TAL channel is accumulated, whereas the accumulation diminishes near S/D electrodes at increasing offset lengths of *1.5 μm*, and *2.*5 *μ*m. The substantial variation in the conduction length along the length of the channel has been clearly observed at constant bottom gate voltage. Consequently, the drain current reduces due to decrease in carrier accumulation in the channel region at offset and the trend increases with increasing offset length.Fig. 3Electric field in (DG) TAL-TFTs (a) overlap *2 μm* (b) offset *1.5 μm* (c) offset *2.5 μm*.Fig. 3

As the performance of TFTs are characterized by I-V characteristics, the electrical parameters have been further extracted from the output and transfer characteristics curve as follows:

3.1. Output characteristics {#sec3.1}
---------------------------

The applied gate voltage (*V*~*G*~) changes the drain current (*I*~*D*~) at increasing values of drain voltage (*V*~*D*~). Therefore, series of curves for the discrete values of *V*~*G*~ can be obtained. [Fig. 4](#fig4){ref-type="fig"} (a) shows the output characteristic of DG-TAL channel TFT at the overlap length of *2 μm* with bottom gate bias (*V*~*BG*~) of *10 V at* top gate bias (*V*~*TG*~) increments of *10 V* ranging from −*20 V* to *+20 V*.Fig. 4Output characteristics of DG TAL-TFTs (a) overlap *2 μm* (b) offset *1.5 μm*.Fig. 4

The graph shows active, pinch-off and saturation region and promising results with typical transistor theory. The operation revealed the fact that only a small drain current exists at *V*~*TG*~ = *0 V* in the overlap case with positive *V*~*BG*~ generate carriers and tempted conducting channel with channel conductivity increased by positive *V*~*TG*~. However, in another case with offset structure produce even lower OFF current in linear region yet slight decrease in saturation current at higher V~TG~ and V~D~ as shown in [Fig. 4 (b)](#fig4){ref-type="fig"}.

3.2. Transfer characteristics {#sec3.2}
-----------------------------

The parameters used for describing the performance of TFTs are extracted from the transfer characteristic. The transfer characteristic is obtained when the gate bias is swept at fixed drain voltage, selected to ensure that the device working in saturation region (*V*~*D*~ *≥ V*~*G*~ *- V*~*TH*~). [Fig. 5](#fig5){ref-type="fig"} shows the transfer characteristics of the device with DG bias at overlap (*2 μm*) and offset (*1.5 μm*). It has been observed in [Fig. 5](#fig5){ref-type="fig"}(a) that the drain current rises exponentially after the certain threshold voltage. The current increases as the channel at increasing threshold value becomes wider, and allow more charges to pass through between source and drain of the TFT. In case of the offset between the electrodes, lower OFF current has been achieved as shown in [Fig. 5](#fig5){ref-type="fig"}(b), while the overlap displays the higher drain current due to the larger conduction length.Fig. 5Transfer characteristics of DG TAL-TFTs (a) overlap *2 μm* (b) offset *1.5 μm*.Fig. 5

3.3. Extraction of electrical parameters {#sec3.3}
----------------------------------------

The distinct parameters describe the performance of TFTs, which include field-effect mobility (μ~FE~), current-ratio (I~ON~/I~OFF~), threshold voltage (V~TH~), and sub threshold voltage swing, which are derived from the I-V characteristics curves. The *μ*~*FE*~ is accountable as the channel mobility of thin film transistor determined from the drain current in the linear region of the device operation [@bib26], as given in [Eq. (1)](#fd1){ref-type="disp-formula"}.$$I_{D} = \mu_{FE}C_{DG}\frac{W_{ch}}{L_{ch}}\left( {V_{G} - V_{TH}} \right)V_{DS}$$where *W*~*ch*~ and *L*~*ch*~ are the width and length of TFT channel, and *C*~*DG*~ is the gate capacitance per unit area.

In the DG structure, two capacitance regions are formed, one between channel and top gate and the other is channel and bottom gate as *C*~*TG*~ and *C*~*BG*~*,* whose values are depending upon thickness. If the top and bottom gate dielectric thicknesses are *d*~*TG*~ and *d*~*BG*~ with dielectric constants ε~*BG*~ and ε~*BG*~*,* respectively, then *C*~*TG*~ = ε~*TG*~*/d*~*TG*~, and *C*~*BG*~ = ε~*BG*~*/d*~*BG.*~ The capacitance in DG-structure (*C*~*DG*~) cannot be directly determined but can approximated as the sum of *C*~*TG*~ and *C*~*BG*~ as the two capacitances are formed in parallel overall [@bib27]. Therefore, *C*~*DG*~ = *C*~*TG*~ + *C*~*BG.*~

The Subthreshold Slope (SS) as given in [Eq. (2)](#fd2){ref-type="disp-formula"}, is the slope in transfer characteristics in the linear portion of a MOS device characteristics [@bib26].$$SS = \left( \frac{\partial\log I_{D}}{\partial V_{G}} \right)^{- 1}$$

The SS parameter of the double-gate TAL TFT structure, derived from capacitive model [@bib28] is calculated using [Eq. (3)](#fd3){ref-type="disp-formula"}.$$SS \cong \left( \frac{kT}{q} \right)\ln_{10}\left( {1 + \frac{C_{BI} + C_{TI}}{C_{BG} + C_{TG}}} \right)$$where *k*, *T*, and *q* are the Boltzmann constant*,* temperature, and charge of electron, respectively and *C*~BI~ and C~TI~ are the capacitance of the bottom and top channel interface states. *C*~*BI*~ and *C*~*TI*~ is defined by *C*~*BI*~ = *q.N*~BIT~ and *C*~*TI*~ = *q.N*~TIT~, where *N*~BIT~ and *N*~TIT~ denotes density of bottom and top interface trap states. The average interface trap density (*N*~IT~) can be assumed equal to *N*~BIT~ and *N*~TIT~.

The I~ON~/I~OFF~ is the quantitative amount which describes switching efficiency of TFT signifies the ratio of largest current to lowest current of its operation at different gate voltages can be determined by assessing the drain currents in the transfer-characteristics. The extracted parameters of DG TAL TFT for the overlap and offset structures and comparison with the coplanar DG TFT [@bib28] are listed in [Table 3](#tbl3){ref-type="table"}. Comparably, the obtained results of DG TAL TFT shows that at double-gate bias V~TH~ is (*0.28 V* in overlap and *0.06 V* in offset) significantly lower, μ~FE~ is *3 cm*^*2*^*/Vs* higher in overlap, equivalent I~ON~/I~OFF,~ and SS are obtained in comparison to the DG Coplanar TFT.Table 3Extracted electrical parameters of DG-TAL TFT at S/D overlap and Offset and comparison with coplanar DG-TFT.Table 3Parameter (*Unit*)Gate and S/D Overlap length 2 μmGate and S/D Offset length 1.5 μmGate and S/D in Coplanar StructureTop gate biasBottom gate biasDouble-gate biasTop gate biasBottom gate BiasDouble-gate BiasTop gate biasBottom gate BiasDouble-gate BiasV~TH~ (*V*)0.800.550.27−0.640.790.490.420.540.55I~ON~ (*μA/μm*)9.26.132.99.230.453.10.631.32.0I~OFF~ (*nA/μm*)3.2 × 10^−6^1.7 × 10^−6^3 × 10^−4^4.9 × 10^−5^1.3 × 10^−5^2.2 × 10^−8^\<1.0 × 10^−4^\<1.0 × 10^−4^\<1.0 × 10^−4^SS (*V/decade*)0.2970.1620.1070.2830.1710.1990.2860.1530.100μ~FE~ (*cm*^*2*^*/V.s*)12.7913.8216.084.219.116.0711.5212.813.08

3.4. Application of DG-TAL TFT in AMOLED pixel circuit {#sec3.4}
------------------------------------------------------

In the AMOLEDs Pixel circuit, α-IGZO TFTs have been prominent due to its notable advantages i.e. high mobility, stability and low temperature processing. AMOLED pixel driver circuit using double-gate TFTs have been proposed to overcome electrical instability issues of Single Gate TFTs which in turn causes threshold voltage shift when subjected to continuous gate bias-stress. V~TH~ shift results in substantial OLED current degradation and brightness deterioration. Hence the circuit using double-gate TFTs have been introduced in past for threshold shift compensation \[[@bib29], [@bib30], [@bib31], [@bib32]\]. The double-gate structure in α-IGZO TFTs displays even much improved characteristics including a high *I*~*ON*~ current, significant subthreshold swing, and good control of the threshold voltage. A conventional pixel circuit using double-gate is comprised of two TFTs and a capacitor as shown in [Fig. 6](#fig6){ref-type="fig"} (a) [@bib33], which has one T~1~ (Switch-TFT) and the other is T~2~ (Drive-TFT). The T~1~ switches ON and OFF in program interval and capacitor gets charged up to data voltage level. In its ON state, T~2~ supplies constant current for driving OLED from the capacitor (C~STO~) voltage. If the capacitor is not fully charged with in the program interval, it leads to display error. Hence the switching TFT must have higher I~ON~/I~OFF~ ratio for faster switching. As the designed DG-TAL TFT in offset structure has shown low OFF current along with superior electrical parameters, it will certainly be improving the charging performance of capacitor in the pixel circuit. [Fig. 6](#fig6){ref-type="fig"}(b) shows the AMOLED pixel circuit utilizing DG-TAL TFT has been proposed as shown in with two DG-TAL TFTs and one capacitor as switching, driving, and, storage element, respectively. An additional control line is needed to independently bias the top gate for achieving better controllability of the V~TH~. Hence, a sub-circuit with one capacitor (C~C~), a top gate TAL TFT and two control line are added for attaining good control of threshold voltage and compensation in the proposed AMOLED pixel circuit.Fig. 6AMOLED pixel circuit (a) conventional TFT (b) Proposed (DG)TAL α-IGZO based TFT.Fig. 6

4. Conclusions {#sec4}
==============

The Tri-Active layer channel in α-IGZO thin film transistor with double-gate have been designed and simulated to inspect the offset length impact on the drain current. The proposed DG-TAL TFT have displayed large field effect mobility (μ~FE~) *12.79*, *13.82* and *16.08 cm*^*2*^s*/Vs* in TG, BG and DG biasing when the gate and source-drain (S/D) electrodes overlapped with *2 μm* length. At the same time offset of *1.5 μm* length have resulted in the reduced μ~FE~ *of 4.2, 9.11, and 6.07 cm*^*2*^ s/*V- s.* The performance analysis of the proposed DG structure gives insight to the effects of electrode overlap and offset on the electrical parameters. The DG-TAL TFT shows superior characteristics though poor subthreshold probably due to the device channel design, yet comparable to the previous reported device structure in double-gate bias condition, hence suitable and proposed as the switching transistor. Finally, a novel AMOLED pixel circuit have been proposed with Double-Gate Tri-Active Layer (DG TAL) channel IGZO TFTs. The other electrical parameters were obtained much better for overcoming brightness decay and V~TH~ shift compensation. In future improvement in the SS for this device structure can be worked upon. Also the performance analysis of the circuit using DG-TAL TFT can be explored for RF circuits and thin film antenna circuit design \[[@bib34], [@bib35]\].
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